intTypePromotion=1

Efficient BinDCT hardware architecture exploration and implementation on FPGA

Chia sẻ: Thien Tu | Ngày: | Loại File: PDF | Số trang:14

0
5
lượt xem
0
download

Efficient BinDCT hardware architecture exploration and implementation on FPGA

Mô tả tài liệu
  Download Vui lòng tải xuống để xem tài liệu đầy đủ

This paper presents a hardware module design for the forward Binary Discrete Cosine Transform (BinDCT) and its implementation on a field programmable gate array device. Different architectures of the BinDCT module were explored to ensure the maximum efficiency. The elaboration of these architectures included architectural design, timing and pipeline analysis, hardware description language modeling, design synthesis, and implementation. The developed BinDCT hardware module presents a high efficiency in terms of operating frequency and hardware resources, which has made it suitable for the most recent video standards with high image resolution and refresh frequency. Additionally, the high hardware efficiency of the BinDCT would make it a very good candidate for time and resource-constrained applications. By comparison with several recent implementations of discrete cosine transform approximations, it has been shown that the proposed hardware BinDCT module presents the best performances.

Chủ đề:
Lưu

Nội dung Text: Efficient BinDCT hardware architecture exploration and implementation on FPGA

ADSENSE
ADSENSE

CÓ THỂ BẠN MUỐN DOWNLOAD

 

Đồng bộ tài khoản
2=>2