Ambit and Envisia Tutorial

Chia sẻ: Tuyen Thon | Ngày: | Loại File: PDF | Số trang:45

0
115
lượt xem
29
download

Ambit and Envisia Tutorial

Mô tả tài liệu
  Download Vui lòng tải xuống để xem tài liệu đầy đủ

Synthesis is the process by which you convert a design written at the register-transfer level (RTL) into a gate-level netlist. The RTL specification is written in Verilog or VHDL, using high-level constructs such as for loops and case statements. The synthesis tool transforms this RTL specification into a set of logic gates,such as AND, OR, and BUF, that are connected in a network. To specify the gates that the synthesis tool uses to build a netlist, you need to choose a technology from a specific vendor. The vendor that you have chosen to fabricate your chip or system supplies a technology library for you to use in...

Chủ đề:
Lưu

Nội dung Text: Ambit and Envisia Tutorial

Đồng bộ tài khoản