Logic Synthesis With Verilog HDL part 3

[ Team LiB ] 14.4 Synthesis Design Flow Having understood how basic Verilog constructs are interpreted by the logic synthesis tool, let us now discuss the synthesis design flow from an RTL description to an optimized gate-level description. 14.4.1 RTL to Gates