Fine-grain clock gating technique for a power saving 32-bit pipelined multiplier in active mode

The study proves results on 32-bit pipelined adder and 32-bit pipelined multiplier in terms of power consumption, utilization area and functionality. The testbench is performed by five different testcases.