Software – hardware codesign for reconfigurable convolutional neural network acceleration

In this paper, author uses 8-bit fixed-point quantization to greatly reduce the memory space requirement of the feature maps and weights and the accuracy of LeNet-5 with MNIST dataset is only slightly reduced. In the hardware accelerator, author proposes a highly flexible CNN accelerator with reconfigurable layers.