VHDL for Efficient Testbenches

Chia sẻ: Nguyen Vinh | Ngày: | Loại File: PDF | Số trang:18

Thêm vào BST

Báo xấu

93
lượt xem 13
download

Download Vui lòng tải xuống để xem tài liệu đầy đủ

Various efficient VHDL behavioural modelling language constructs are available to generate stimulus to test a VHDL model, e.g., • for loop • defining stimulus array & indexing the array to apply stimulus • reading stimulus data directly from a file Messages can also be added to testbench Remember that this type of testbench / behavioural VHDL code is not intended for logic synthesis, and normally cannot be synthesised ! Refer to muxAndDecEx1 lab files muxAndDecEx1_TB.vhd for these examples of testbench coding...

Chủ đề:

Bình luận(0) Đăng nhập để gửi bình luận!

Lưu

Nội dung Text: VHDL for Efficient Testbenches

VHDL for Efficient Testbenches using muxAndDecEx1 combinational logic example Dr Fearghal Morgan VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p1
VHDL For Efficient Testbenches (TBs) Learning outcomes On completion of this module, you should be able to : Apply stimulus using Explicit stimulus application using single process -- detailed in muxAndDecEx1 multiple processes -- course material For loop Array FileIO Generate message output during simulation Presentation also introduces VHDL functions and their definition in the IEEE VHDL libraries VHDL Variables VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p2
muxAndDecEx1 Testbench & Simulation Visualise the test bench structure muxAndDecEx1 decOut decOut VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p3
Basic muxAndDecEx1 Testbench VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p4
Basic muxAndDecEx1 Testbench Simulation Waveform VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p5
Alternative Stimulus Generation Various efficient VHDL behavioural modelling language constructs are available to generate stimulus to test a VHDL model, e.g., • for loop • defining stimulus array & indexing the array to apply stimulus • reading stimulus data directly from a file Messages can also be added to testbench Remember that this type of testbench / behavioural VHDL code is not intended for logic synthesis, and normally cannot be synthesised ! Refer to muxAndDecEx1 lab files muxAndDecEx1_TB.vhd for these examples of testbench coding VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p6
Stimulus Generation using for loop muxAndDecEx1 example : use for loop to create 8 stimulus sets Convert integer loop index to a signal vector using VHDL function. VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p7
for loop Syntax Use Edit > language templates > VHDL > for loop statement For statement is synthesisable as long as the loop has a fixed range For statement is commonly used in testbench (behavioural) models VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p8
Functions in VHDL Functions (and procedures) are used widely in VHDL Conversion functions are common for example: to convert from integer type (easily manipulated using for loops) to a vector of signals, use the function CONV_STD_LOGIC_VECTOR(integerName, vectorWidth) This function converts integer value to vector of width vectorWidth Many conversion functions exist Functions can reduce VHDL model complexity VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p9
Conversion Functions in VHDL Use Edit > language templates > VHDL > conversion functions Use
Viewing VHDL function models work library (compiled project files) IEEE libraries In main modelsim window, select ‘library’ workspace to view libraries content Edit (using right mouse button) to open library Search to view function detail VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p11
Viewing ieee.std_logic_arith library inModelsim VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p12
Conversion Functions in VHDL Use Edit > language templates > VHDL > conversion functions Function defined in arith Function overloading : library Specific function used depends on argument types Library package must be Functions are applied using a VHDL referenced in assignment, e.g.,
Stimulus Generation using Array • muxAndDecEx1: define two 8 element 4-bit arrays • Use for loop to index each array element and assign mux input values • No type conversion is required VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p14
Use of VHDL Variables for Testbench Stimuli • Always consider using variables to generate stimulus patterns in TBs • Variables (very similar to signals) can only be defined and used within a process (not accessible outside process) • Variable can be used to efficiently define stimulus data inside process before assigning the stimulus to a signal • Variables can simplify data processing VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p15
File based Stimulus Generation • Use fileIO library • Read each line in a stimulus file (until end of file reached) • muxAndDecEx1 example : assign each bit to the muxEx1 inputs in turn USE std.textio.all; -- using fileIO stimDat.txt VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p16
File based simulation output • Messages can be written to the simulator transcript during execution. e.g., report “message”; • Severity level can be applied to pause or terminate the simulation • Signal values can also be extracted and output to file. This enables the production of high level text-based results. Techniques are described later in the course. VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p17
VHDL For Efficient Testbenches Learning outcomes (recap) On completion of this module, you should be able to : Apply stimulus using Explicit stimulus application using single process -- detailed in muxAndDecEx1 multiple processes -- course material For loop Array FileIO Generate message output during simulation Presentation also introduces VHDL functions and their definition in the IEEE VHDL libraries VHDL Variables VHDL for efficient testbenches www.appliedVHDL.com Applied VHDL Training Course, Dr Fearghal Morgan, V2007.1 p18